Docket: 14467.05

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named

Inventor:

John P. Snyder

Application No.:

10/796,514

Filing Da

Title:

March 9, 2004

Examiner:

Not Yet

Known

TRANSISTOR HAVING HIGH DIELECTRIC CONSTANT GATE

INSULATING LAYER AND SOURCE AND DRAIN FORMING SCHOTTKY

CONTACT WITH SUBSTRATE

Group Art Unit:

2811

## INFORMATION DISCLOSURE STATEMENT **UNDER 37 CFR § 1.97(b)**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this document is being sent via First Class U.S. mail addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450 on this \_ day of November, 2004.

Susan Nienaber

Dear Sir:

Pursuant to 37 CFR § 1.97(b), the references listed on the attached Form PTO-1449 (1 sheet, submitted in duplicate) are brought to the attention of the Examiner for consideration in connection with the examination of the above-identified patent application. This IDS is being filed before the mailing of a first office action on the merits. In accordance with 37 CFR § 1.97(b), no statement or fee is required.

Copies of the references cited are not enclosed, as allowed under 37 CFR § 1.98(d). Each item on the enclosed Form PTO-1449 was cited to, or cited by, the Office in one or more of the following prior related cases, to which priority to an earlier effective filing date is claimed under 35 U.S.C. § 120, in the present application.

10/215,447 filed August 9, 2002

09/928,124 filed August 10, 2001

09/928,163 filed August 10, 2001

09/777,536 filed February 6, 2001 now U.S. Pat. No. 6,495,882 Issued December 17, 2002

Respectfully submitted,

DORSEY & WHITNEY LLP Customer Number 25763

Date: November 19, 2004

Bv:

Min (Amy) S. Xu (Reg. No. 39,536) Intellectual Property Department Suite 1500, 50 South Sixth Street Minneapolis, MN 55402-1498

(612) 340-6317

PTO/SB/08A (10/01) (modified) -U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Substitute for form 1449A/PTO NOV 2 2 2004 **Application Number** 10/796,514 **Filing Date** March 9, 2004 INFORMATION DISCLOSURE First Named Inventor John P. Snyder STATEMENT BY APPLICAN Art Unit 2711 (use as many sheets as necessary) **Not Yet Known Examiner Name** 1 of 7 **Attorney Docket Number** 14467.05 Sheet **U.S. PATENT DOCUMENTS** Pages, Columns, Lines, DOCUMENT NUMBER **Publication Date** Name of Patentee or Where Relevant Passages or Initials No. MM-DD-YYYY Applicant of Cited Document Relevant Figures Appear Number - Kind Code (if known) 4,053,924 10-11-1977 Roman et al. US-4,300,152 11-10-1981 Lepselter US-12-4-1984 Koeneke et al. 4,485,550 US-RE32,613 2-23-1988 Lepselter et al. US-Roche et al. 4,780,429 10-25-1988 US-4,942,441 7-17-1990 Konishi et al. US-5,079,182 1-7-1992 Ilderem et al. US-6-21-1994 Luryi et al. 5,323,053 US-5,338,698 8-16-1994 Subbanna US-5,444,302 8-22-1995 Nakajima et al. US-5.663.584 9-2-1997 Welch US-Welch 5,760,449 6-2-1998 US-5,767,557 6-16-1998 Kizilyalli US-5,801,398 9-1-1998 Hebiguchi US-**FOREIGN PATENT DOCUMENTS** FOREIGN PATENT DOCUMENT TRANSLATION Pages, Columns, Lines, Number - Kind Code Country **Publication Date** \*Examiner Cite Name of Patentee or Where Relevant Passages Code: (if known) Initial MM-DD-YYYY **Applicant of Cited Document** or Relevant Figures Appear YES NO EP 0 603 102 A2 6-22-1994  $\boxtimes$ WO 01 45157 06-21-2001 Spinnaker Semiconductor, Inc. 06097109 JP 04-08-1994 Fujitsu Ltd П JP 2000124329 04-28-2000 Toshiba Corp. П **EXAMINER SIGNATURE** DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Substitute fo	r form 1449A	/PTO		Application Number	10/796,514		
INFO		<b>SNI F</b>	DISCLOSURE	Filing Date	March 9, 2004		
	•••		APPLICANT	First Named Inventor	John P. Snyder		
			as necessary)	Art Unit	2811		
(u	se as many	3116613	as necessary)	Examiner Name	Not Yet Known		
Sheet	2	of	7	Attorney Docket Number	14467.05		

## **U.S. PATENT DOCUMENTS**

*Examiner Initials	Cite No.	DOCUMENT NUMBER Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US- 5,883,010	3-16-1999	Merrill et al.	
	<del> </del> -	US- 6,037,605	3-14-2000	Yoshimura	
		US- 6,160,282	12-12-2000	Merrill	
		US- 6,268,636	7-31-2001	Welch	
	<u> </u>	US- 6,303,479	10-16-2001	Snyder	
		US- 6,323,528	11-27-2001	Yamazaki et al.	
·		US- 6,353,251	3-5-2002	Kimura	
		US- 6,413,829	7-2-2002	Yu	
		US- 6,420,742	7-16-2002	Ahn et al.	
	<u> </u>	US- 6,486,080	11-26-2002	Chooi et al.	
· · · · · · · · · · · · · · · · · · ·		US- 6,495,882	12-17-2002	Snyder	
		US- 6,509,609	1-21-2003	Zhang et al.	
		US- 6,555,879	4-29-2003	Krivokapic et al.	
		US- 2001/0024847 A1	9-27-2001	Snyder	
		US- 2002/0030231	3-14-2002	Okawa et al.	
		US- 5,361,225	11-01-1994	Takanori	
		US- 5,040,034	8-13-1991	Yoshinori et al.	
		US- 4,513,309	4-23-1985	Cricchi	
		US- 4,554,569	11-19-1985	Tove et al.	
		US- 5,250,834	10-05-1993	Nowak	
		US- 5,665,993	9-9-1997	Keller et al.	
		US- 6,130,750	10-2000	Ausschnitt et al.	

**EXAMINER SIGNATURE** 

DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

							U.S. Patent and Trademark	K Office; U.S. DEPARTMENT OF	COMM	ERCE	
Substitute for form 1449A/PTO						Appl	ication Number	10/796,514			
INIT	INFORMATION DISCLOSURE						Date	March 9, 2004			
						First	Named Inventor	John P. Snyder			
	STATEMENT BY APPLICANT						nit	2811			
(use as many sheets as necessary)							niner Name	Not Yet Known			
Sheet		3		of	7	Attor	ney Docket Number	14467.05		_	
OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS											
*Examiner	Cite		lr		ame of the author (in CAPITAL				TRANSLATION		
Initials	No.			item (i	book, magazine, journal, serial number(s), publish		nd/or country where publishe		YES	NO	
7.4					P., SZE, S.M. <u>SB-IGFET:</u> for Source and Drain. Pro					]	
			Damer C	ontacts	TO GOUICE AND DIGIT.	ceeding	o the ince, August 100	70, pp. 1400-1402.			
					P., MACRAE, A.U., MACD Proceedings of the IEEE			Ion Implanted IGFET Using			
			SCHOURY	Darrier	s. Proceedings of the IEEE	iviay i	909, μp. 012-013.				
			KISAKI, Hitoshi. Tunnel Transistor. Proceedings of the IEEE, July 1973; pp. 1053-1054.								
			KOENEKE, C.J., SZE, S.M., LEVIN, R.M., KINSBRON, E. Schottky MOSFET for VLSI. IEDM, 1981; pp. 367-370.								
: !			pp. 367-	370.							
					KERS, L.A., REBESCHINI,	M.E. <u>C</u>	MOS Latch-Up Eliminatio	n Using Schottky Barrier			
			PINOS.	IEDW, I	982; pp. 462-465.						
			KOENEK	KE, C.J.	, LYNCH, W.T. Lightly Dor	ed Sch	ottky MOSFET. IEDM, 19	982; pp. 466-469.			
			MOCHIZ	UKI, T.,	WISE, K.D. An n-Channe EDL-5, No. 4, April 1984; pp	I MOSF	ET with Schottky Source	and Drain. IEEE Electron			
			Device L	.euers, c	:DL-5, NO. 4, April 1964, pj	p. 106-1	11.			ليا	
					Y.H., KIM, C.K. A New P-0	Channe	MOSFET Structure with	Schottky Clamped Source			
			and Drai	n, IEDIV	<i>I</i> , 1984; pp. 609-612.						
···					ley E., et al. A VLSI Suital			ss. IEEE Transactions on			
			Electron Devices, ED-32, No. 2, February 1985; pp. 194-202.								
	-	TOVE, P.A., BOHLIN, K., MASSZI, F., NORDE, H., NYLANDER, J., TIREN, T., MAGNUSSON, U. Complementary Si MESFET Concept Using Silicon-on-Sapphire Technology. IEEE Electron Device									
					lo. 1, January 1988; pp. 47		<u>оп-оаррине тесплоюду</u>	. IEEE Electron Device			
					HLIN, K.E., NORDE, H., M						
					NYANDER, J. <u>Silicon IC 1</u> or Science Publishers (Nort			<u>y IVIESPETS.</u> Suilu State			
EXAMI	EXAMINER SIGNATURE DATE CONSIDERED								<del></del>	•	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

	•						PTO/SB/08A (10)	'01) (mo	dified)		
						U.S. Patent and Trademar	k Office; U.S. DEPARTMENT OF	COMM	ERCE		
Substitu	te for	form 144	9A/PTO			Application Number	10/796,514				
	-			21221 2	OUDE	Filing Date	March 9, 2004				
				DISCLO		First Named Inventor	John P. Snyder	-			
SI				APPLI		Art Unit	2811	-			
	(U	se as ma	ny sneets	s as necessa	iry)	Examiner Name	Not Yet Known				
Sheet		4	of	7		Attorney Docket Number	14467.05				
			THER	DOCUME	NTS - NON	I-PATENT LITERATURE	DOCUMENTS	-			
*Examiner	Cite		OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS  Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue								
IIIIuaiş	140.		D CUE			(s), publisher, city and/or country where published cess for High-Performance Schottky Barrier PMOS. J. Electrochem					
					989; pp. 1456-		<u>i Pivios</u> . J. Electrochem				
		MISF Simu	A, D., SIN lation Stud	MHADRI, V.S. dies. Solid Sta	A Survey of thate Electronics	ne Potential of an IrSi Schottky Ba , Vol. 35, No. 6, 1992; pp. 829-8	arrier MOSFET Based on 33.				
			<u>nal Field É</u>			TUJI, Junji. A New Type of Tunnel-Effect Transistor Employing r Junction. Japan J. Appl. Phys., Vol. 31, 1992; pp. L1467-					
			HATTORI, Reiji, SHIRAFUJI, Junji. <u>Numerical Simulation of Tunnel Effect Transistors.</u> <i>Japan J. Appl. Phys.</i> , Vol. 33, 1994; pp. 612-618.								
			TUCKER, J.R., WANG, C., LYDING, J.W., SHEN, T.C., ABELN, G.C. Nanometer Scale MOSFETs STM Patterning on Si. SSDM 1994, August 1994; pp. 322-324.				meter Scale MOSFETs and				
		TUC Appl	KER, J.R., ed Physic	WANG, C., C s Letters, Vol.	ARNEY, P.S. 65, No. 5, 1 A	Silicon Field-Effect Transistor Baugust 1994; pp. 618-620.	ased on Quantum Tunneling.				
						i. A New Type of Schottky Tunne 994, pp. 412-414.	el Transistor. IEEE Electron				
		SNY Field	DER, Johr Emission	n P., HELMS, ( Transistor. A	C.R., NISHI, Y pplied Physics	oshio. <u>Experimental Investigatio</u> Letters, Vol. 67, No. 10, 4 Septe					
<u> </u>					essing for the 195; pp. 523-52	VLSI Era. Volume 3: The Subm 28.	icron MOSFET, Lattice				
			acts and a			HAN, K. A MOS Transistor with Sec T-gate. Microelectronics Engi					
						eduction of the Floating Body Effe oan J. Appl. Phys., Vol. 37, Marci					

**EXAMINER SIGNATURE** 

DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

							U.S. Patent and Trademan	K Office; U.S. DEPARTMENT OF	COMM	ERCE	
Substitute for form 1449A/PTO						Appli	ication Number	10/796,514	,		
INIE	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)						Filing Date March 9, 2004				
							Named Inventor	John P. Snyder			
31							Init	2811			
							niner Name	Not Yet Known			
Sheet		5		of	7	Attor	ney Docket Number	14467.05			
			ОТІ	HER [	OCUMENTS - NON	N-PAT	ENT LITERATURE	DOCUMENTS			
*Examiner	Cite		Į,		ame of the author (in CAPITAL				TRANSLATION		
Initiats	No.		item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published							NO	
			WANG, C., SNYDER, John P., TUCKER, J.R. Sub-50nm PtSi Schottky Source/Drain p-MOSFETs. 56 <sup>th</sup> Annual Device Research Conference Digest, June 1998, pp. 72-73.								
			<b>Epitaxial</b>	CoSi2/	NKHAMMER, F., DOLLE, Si(100) for Ultrashort Chan olied Physics Letters, Vol. 7	nel Scho	ottky Barrier Metal-Oxide-	Semiconductor Field Effect			
			WANG, C., SNYDER, John P., TUCKER, J.R. <u>Sub-40nm PtSi Schottky Source-Drain Metal-Oxide-Semiconductor Field-Effect-Transistors</u> . <i>Applied Physics Letters</i> , Vol. 74, No. 8, 22 February 1999; pp. 1174-1176.								
			SNYDER, John P., HOLMS, C.R., NISHI, Yoshio. <u>Analysis of the Potential Distribution in the Channel Region of a Platinum Silicided Source/Drain Metal Oxide Semiconductor Field Effect Transistor.</u> <i>Applied Physics Letters</i> , Vol. 74, No. 22, 31 May 1999; pp. 3407-3409.								
			SAITOH Schottky	, W., YA Source	MAGAMI, S., ITOH, A., AS <u>I/Drain.</u> 57 <sup>th</sup> Annual Device	SADA, N e Resear	<ol> <li>35nm Metal Gate SOI-r rch Conference Digest, Ju</li> </ol>	o-MOSFETs with PtSi ne 1999; pp. 30-31.			
					Schottky Barrier MOSFETs p. 97-100.	for Silic	con Nano-electronics. IEE	E Frontiers in Electronics,			
		,	LAPLAN 1999, pa		lip A. (Editer-in-Chief). <u>Co</u>	mpreher	nsive Dictionary of Electric	al Engineering. IEEE Press,			
			MULLER, Richard S. and KAMINS, Theodore I. <u>Device Electronics for Integrated Circuit.</u> John Wiley & Sons, Second Edition, 1977, 1986, pp. 448, 505-511.								
			PIERRET. Modular Series On Solid State Devices, vol. I Semiconductor Fundamentals, Addison-Wesly, 1983; pp. 29-33.								
			NEUDECK, Gerold W. <u>Volume II: The PN Junction Diode</u> , Modular Series On Solid State Devices. Addison-Wesley, 1983; pp. 8-10.								
			On-line E	Encyclo	pedia Britannica, 2001, def	inition of	f "rare-earth element.", da	te not established; 2 pages.			
EXAMINER SIGNATURE							DATE CONSIDERED	,	•		

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Substitu	te for	forn	n 1449A/	РТО		Appl	ication Number	10/796,514	10/796,514			
INFORMATION DISCLOSURE							g Date	March 9, 2004				
					APPLICANT	First	Named Inventor	John P. Snyder	John P. Snyder			
31/					as necessary)	Art U	Init	2811				
	(0.	oe a	s illally	3110013	as necessary)	Exan	niner Name	Not Yet Known				
Sheet	Sheet 6 of 7						ney Docket Number	14467.05				
OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS												
*Examiner	Cite		lı		ame of the author (in CAPITAI book, magazine, journal, seria				TRANSLATIO			
Initials	No.			item (			ind/or country where publishe		YES	NO		
	£		SZE, S.N	1. Phys	sics of Semiconductor Devi	ces, Joh	in Wiley & Sons, Second I	Edition, 1981; pp. 293-294.				
			Subthres Microstru	shold an uctures,	Vol. 28, No. 5/6; pp. 501-5	barrier N 606.	MOSFETs, 2000 Academi	c Press, Superlattices and				
			WOLF, Stanley. Silicon Processing for the VLSI Era, Vol. 3: The Submicron MOSFET. Lattice Press, 1995; pp. 183-187.									
			Web page "provided by Laurie Calvet", "Device Physics of the SBMOSFET", http://www.eng.yale.edu/reedlab/research/semicond.html, date not established; 7 pages.									
			WINSTEAD, B. and RAVAIOLI, U. <u>Simulation of Schottky Barrier MOSFET's with a Coupled Quantum Injection/Monte Carol Technique.</u> <i>IEEE Transactions on Electron Device</i> , Vol. 47, No. 6, June 2000; pp. 1241-1246.									
			GANG, D., XIAOYAN, L., LEI, S., JIAPING, Y., RUQI, H., HOULET, P., and FUJITAN, H. Monte Carol Simulation of 50nm n-Channel Schottky Barrier Tunneling Transistors. Chinese Journal of Electronics, Vol. 11, No. 2, April 2002; pp. 200-203.									
			RISHTON, S.A., ISMAIL, K., CHU, J.O., CHAN, K.K., LEE, K.Y. New Complimentary metal-oxide semiconductor technology with self-aligned Schottky source/drain and low-resistance T gates. J. Vac. Sci. Technol. B, 15(6), Nov/Dec 1997, pp. 2795-2798.									
			KEDZIERSKI, J., XUAN, P., SUBRAMANIAN, V., BOKOR, J., KING, T-J., HU, C., ANDERSON, E. A 20 nm gate-length ultra-thin body p-MOSFET with silicide source/drain. Superlattices and Microstructures, Vol. 28, No. 5/6, 2000, pp. 445-452.									
			Magnusson, U. et al., <u>Bulk Silicon Technology For Complementary MESFETs</u> . <i>Electronics Letters</i> , Vol. 25, No. 9, April 27, 1989; pps. 565-566.									
			Random House College Dictionary, 1980, Random House, Inc., Revised Ed., pages 17 and 1066.									
			International Technology Roadmap for Semiconductors 1999, US Copyright 1999 by Semiconductor Industry Association, Front End Processes section, page 107.									
EXAMI	EXAMINER SIGNATURE						DATE CONSIDERED					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PTO/SB/08A (10/01) (modified) U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO						App	lication Number	10/796,514			
INFORMATION DISCLOSURE						Filin	g Date	March 9, 2004			
						First	First Named Inventor John P. Snyder				
						Art I	<b>Jnit</b>	2811			
(use as many sneets as necessary)							miner Name	Not Yet Known			
Sheet		7		of	7	Atto	rney Docket Number	14467.05			
			ОТ	HERI	DOCUMENTS - NO	ON-PA	TENT LITERATURE	DOCUMENTS			
*Examiner	Cite No.		I		(book, magazine, journal, se	erial, sympo	RS), title of the article (when osium, catalog, etc.), date, pagand/or country where published	ge(s), volume-issue	TRANS	LATION	
			S.M. Sze, Physics of Semiconductor Devices, 1981, John Wiley & Sons,, Second Edition, pp. 451-453.								
					son, R.D., Tsaur, B.Y. <u>Le</u> vol. 38, No. 8, Apr. 198		ky Barrier of Rare-Earth Si -628.	<u>licide on n-Si,</u> Applied			
		,	Unewisse, M.H., Storey, J.W. V. <u>Electrical and Infared Investigation of Erbium Silicide</u> , <i>J. Appl. Phys.</i> , vol. 72, No. 6., Sep. 1992; pp. 2367-2371.								
'W		(	Geppert, Linda. The 100-Million Transistor IC. IEEE Spectrum, Jul. 1999; pp. 23-24.								
			Taur, Yu	ıan. <u>The</u>	Incredible Shrinking Tra	ansistor. II	EEE Spectrum, Jul. 1999;	pp. 25-29.			
				-							
EXAMI	NER	SIG	NATUR	E			DATE CONSIDERED				
							citation is in conformand of this form with next cor	ce with MPEP 609. Draw mmunication to applicant.	line th	rough	